WHAT IS CLAIMED IS:

- 1. A thin film resistor device, comprising:
- 2 a resistive layer located on a first dielectric layer;
- first and second contact pads located on the resistive layer;
- 4 and
- a second dielectric layer located over the resistive layer and
- 6 the first and second contact pads.
- 2. The thin film resistor as recited in Claim 1 further
- 2 including a first interconnect that contacts the first contact pad
- and a second interconnect that contacts the second contact pad.
- 3. The thin film resistor as recited in Claim 2 further
- 2 including interconnect metallization structures wherein the first
- 3 dielectric layer is located between the interconnect metallization
- 4 structure and the resistive layer.
 - 4. The thin film resistor as recited in Claim 3 wherein each
- 2 of the first and second interconnects contact an interconnect
- 3 metallization structure.
 - 5. The thin film resistor as recited in Claim 2 wherein the

- 2 first and second contact pads each have a width that is about 3000
- 3 nm greater than a width of at least one of the first and second
- 4 interconnects.
- 6. The thin film resistor as recited in Claim 2 wherein the first and second interconnects comprise aluminum.
 - 7. The thin film resistor as recited in Claim 6 wherein the
- 2 first and second interconnects comprise a titanium/titanium
- 3 nitride/aluminum/titanium nitride stack.
- 8. The thin film resistor as recited in Claim 1 wherein the resistive layer includes tantalum nitride.
- 9. The thin film resistor as recited in Claim 8 wherein the resistive layer further includes tantalum pentoxide.
- 10. The thin film resistor as recited in Claim 1 wherein the first and second contact pads comprise a titanium/platinum stack.
- 11. The thin film resistor as recited in Claim 7 wherein the titanium/platinum stack includes titanium nitride located there
- 3 between.

- 12. The thin film resistor as recited in Claim 1 wherein the
- 2 resistive layer has a thickness ranging from about 20 nm to about
- 3 80 nm.

- 13. A method of fabricating a thin film resistor device,2 comprising:
- 3 forming a resistive layer on a first dielectric layer;
- 4 forming first and second contact pads on the resistive layer;
- 5 and
- forming a second dielectric layer over the resistive layer and
- 7 the first and second contact pads.
- 14. The method as recited in Claim 13 further including
- 2 forming a first interconnect that contacts the first contact pad
- and forming a second interconnect that contacts the second contact
- 4 pad.
- 15. The method as recited in Claim 14 further including
- 2 forming interconnect metallization structures wherein the first
- 3 dielectric layer is formed between the interconnect metallization
- 4 structure and the resistive layer.
- 16. The method as recited in Claim 15 wherein forming the
- 2 first and second interconnects includes forming the first and
- 3 second interconnects contacting the interconnect metallization
- 4 structure.

- 17. The method as recited in Claim 14 wherein forming first
- 2 and second contact pads includes forming first and second contact
- 3 pads each have a width that is about 3000 nm greater than a width
- 4 of at least one of the first and second interconnects.
- 18. The method as recited in Claim 14 wherein forming the
- 2 first and second interconnects includes forming first and second
- 3 aluminum interconnects.
- 19. The method as recited in Claim 18 wherein forming first
- 2 and second aluminum interconnects includes forming first and second
- 3 aluminum interconnects comprising a titanium/titanium nitride/
- 4 aluminum/titanium nitride stack.
 - 20. The method as recited in Claim 13 wherein forming a
- 2 resistive layer includes forming a tantalum nitride resistive
- 3 layer.
- 21. The method as recited in Claim 20 wherein forming a
- 2 resistive layer further includes forming a tantalum pentoxide
- 3 layer.
 - 22. The method as recited in Claim 13 wherein forming first

- 2 and second contact pads includes forming first and second contact
- pads comprising a titanium/platinum stack.
- 23. The method as recited in Claim 22 wherein forming first
- 2 and second contact pads comprising a titanium/platinum stack
- 3 includes forming first and second contact pads comprising a
- 4 titanium/titanium nitride/platinum stack.
- 24. The method as recited in Claim 13 wherein forming a
- 2 resistive layer includes forming a resistive layer having a
- 3 thickness ranging from about 20 nm to about 80 nm.

- 25. An integrated circuit, comprising:
- 2 transistors;
- 3 interconnects formed in dielectric layers located over the
- 4 transistors that interconnect the transistors to form an operative
- 5 integrated circuit; and
- a thin film resistor device interconnected to the transistors,
- 7 including:
- a resistive layer located on a first dielectric layer;
- 9 first and second contact pads located on the resistive
- 10 layer; and
- 11 a second dielectric layer located over the resistive
- layer and the first and second contact pads.
 - 26. The integrated circuit as recited in Claim 25 further
- 2 including a first interconnect that contacts the first contact pad
- 3 and a second interconnect that contacts the second contact pad.
- 27. The integrated circuit as recited in Claim 26 further
- 2 including interconnect metallization structures wherein the first
- 3 dielectric layer is located between the interconnect metallization
- 4 structure and the resistive layer.
 - 28. The integrated circuit as recited in Claim 27 wherein

- 2 each of the first and second interconnects contact an interconnect
- 3 metallization structure.
- 29. The integrated circuit as recited in Claim 26 wherein the
- 2 first and second contact pads each have a width that is about 3000
- 3 nm greater than a width of at least one of the first and second
- 4 interconnects.
- 30. The integrated circuit as recited in Claim 26 wherein the
- 2 first and second interconnects comprise aluminum.
- 31. The integrated circuit as recited in Claim 30 wherein the
- 2 first and second interconnects comprise a titanium/titanium
- 3 nitride/aluminum/titanium nitride stack.
- 32. The integrated circuit as recited in Claim 25 wherein the
- 2 resistive layer includes tantalum nitride.
- 33. The integrated circuit as recited in Claim 32 wherein the
- 2 resistive layer further includes tantalum pentoxide.
- 34. The integrated circuit as recited in Claim 25 wherein the
- 2 first and second contact pads comprise a titanium/platinum stack.

- 35. The integrated circuit as recited in Claim 34 wherein the
- 2 titanium/platinum stack includes titanium nitride located there
- 3 between.
- 36. The integrated circuit as recited in Claim 25 wherein the
- 2 resistive layer has a thickness ranging from about 20 nm to about
- 3 80 nm.
- 37. The integrated circuit as recited in Claim 25 wherein the
- 2 transistors form part of a complementary metal oxide semiconductor
- 3 (CMOS) device, bipolar device or BiCMOS device.